

Figure 1

200






Figure 2

FIG. 3 is a block diagram of a system 300 according to one embodiment of the present invention. The system 300 includes a first processor 304 and a second processor 306. The first processor 304 and the second processor 306 are connected to an input-output component 314. The first processor 304 is connected to the input-output component 314 via a 16-bit bus 310. The second processor 306 is connected to the input-output component 314 via a 16-bit bus 312. The first processor 304 and the second processor 306 are also connected to each other via a 48-bit bus 308.

300

48 bit



314

16 bit

16 bit






Figure 3

400

32 bit



412

414

32 bit

32 bit




Figure 4

500




Figure 5




Figure 6




Figure 7




Figure 8

800

900
 904
 914
 916
 918
 920
 922
 924
 926
 928
 930
 932
 934
 936
 938
 940
 942
 944
 946
 948
 950
 952
 954
 956
 958
 960
 962
 964
 966
 968
 970
 972
 974
 976
 978
 980
 982
 984
 986
 988
 990
 992
 994
 996
 998
 1000




Figure 9




Figure 10

1031

1032